The fusion of hardware design and verification : proceedings of the IFIP WG 10.2 Working Conference on the Fusion of Hardware Design and Verification, Glasgow, Scotland, 4-6 July, 1988

LDR 01542nam a2200373Ka 4500
001 006181993
003 MiAaHDL
005 20090407000000.0
006 m d
007 cr bn ---auaua
008 971209s1988 ne a b 100 0 eng
010 ‡a 88024536
020 ‡a0444705325 (U.S.)
035 ‡asdr-nrlfGLAD151446515-B
035 ‡aABV-4252
040 ‡aDLC ‡cDLC ‡dCLU
050 0 ‡aTK7874 ‡b.I3284 1988
090 ‡a TK7874 ‡b.I3284 1988
035 ‡a(OCoLC)18442162
111 2 ‡aIFIP WG 10.2 Working Conference on the Fusion of Hardware Design and Verification ‡d(1988 : ‡cGlasgow, Scotland)
245 1 4 ‡aThe fusion of hardware design and verification : ‡bproceedings of the IFIP WG 10.2 Working Conference on the Fusion of Hardware Design and Verification, Glasgow, Scotland, 4-6 July, 1988 / ‡cedited by George J. Milne.
260 ‡aAmsterdam ; ‡aNew York : ‡bNorth-Holland ; ‡aNew York, N.Y., U.S.A. : ‡bSole distributors for the U.S.A. and Canada, Elsevier Science Pub. Co., ‡c1988.
300 ‡axi, 501 p. : ‡bill. ; ‡c24 cm.
504 ‡aIncludes bibliographies.
538 ‡aMode of access: Internet.
650 0 ‡aComputer software ‡xVerification ‡xCongresses.
650 0 ‡aComputer-aided design ‡vCongresses.
650 0 ‡aIntegrated circuits ‡xDesign and construction ‡xData processing ‡xCongresses.
700 1 ‡aMilne, George J., ‡d1952-
710 2 ‡aIFIP WG 10.2.
CID ‡a006181993
DAT 0 ‡a20080918113012.0 ‡b20090407000000.0
DAT 1 ‡a20120815184702.0 ‡b2023-05-08T17:53:14Z
DAT 2 ‡a2023-05-08T17:30:02Z
CAT ‡aSDR-NRLF ‡dLOCAL - GLADIS ‡lloader.pl-001-001
FMT ‡aBK
HOL ‡0sdr-nrlfGLAD151446515-B ‡auc1 ‡bSDR ‡cNRLF ‡puc1.b4191829 ‡sUC ‡1GLAD151446515-B
974 ‡bUC ‡cNRLF ‡d20230508 ‡sgoogle ‡uuc1.b4191829 ‡y1988 ‡ric ‡qbib ‡tnon-US bib date1 >= 1929