LDR | |
00839nam a2200253 a 4500 |
001 |
|
003967771 |
003 |
|
MiAaHDL |
005 |
|
20210817000000.0 |
006 |
|
m d |
007 |
|
cr bn ---auaua |
008 |
|
980601s1998 njua 001 0 eng |
010 |
⊔ |
⊔ |
‡a97018139
|
020 |
⊔ |
⊔ |
‡a013519802X
‡q(pbk.)
|
035 |
⊔ |
⊔ |
‡a(MiU)990039677710106381
|
035 |
⊔ |
⊔ |
‡asdr-miu.990039677710106381
|
035 |
⊔ |
⊔ |
‡a(III)iiio31050335
|
035 |
⊔ |
⊔ |
‡a(OCoLC)37201207
|
035 |
⊔ |
⊔ |
‡z(MiU)Aleph003967771
|
040 |
⊔ |
⊔ |
‡aDLC
‡cDLC
‡dEYM
|
050 |
0 |
0 |
‡aTK7885.7
‡b.Y35 1998
|
082 |
0 |
0 |
‡a621.39/5
‡221
|
100 |
1 |
⊔ |
‡aYalamanchili, Sudhakar.
|
245 |
1 |
0 |
‡aVHDL starter's guide /
‡cSudhakar Yalamanchili.
|
260 |
⊔ |
⊔ |
‡aUpper Saddle River, N.J. :
‡bPrentice Hall,
‡cc1998.
|
300 |
⊔ |
⊔ |
‡axiv, 269 p. :
‡bill. ;
‡c24 cm.
|
500 |
⊔ |
⊔ |
‡aIncludes index.
|
538 |
⊔ |
⊔ |
‡aMode of access: Internet.
|
650 |
⊔ |
0 |
‡aVery high speed integrated circuits
‡xDesign and construction
‡xData processing.
|
650 |
⊔ |
0 |
‡aVHDL (Hardware description language)
|
CID |
⊔ |
⊔ |
‡a003967771
|
DAT |
0 |
⊔ |
‡a19980601000000.0
‡b20210817000000.0
|
DAT |
1 |
⊔ |
‡a20210924140717.0
‡b2023-06-17T17:57:34Z
|
CAT |
⊔ |
⊔ |
‡aSDR-MIU
‡dALMA
‡lprepare.pl-004-008
|
FMT |
⊔ |
⊔ |
‡aBK
|
HOL |
⊔ |
⊔ |
‡0sdr-miu.990039677710106381
‡aMiU
‡bSDR
‡cMIU
‡pmdp.39015040152954
‡sMIU
‡1990039677710106381
|
974 |
⊔ |
⊔ |
‡bMIU
‡cMIU
‡d20230617
‡sgoogle
‡umdp.39015040152954
‡y1998
‡ric
‡qbib
‡tUS bib date1 >= 1929
|