Physical architecture of VLSI systems

LDR			00982nam a2200289 a 4500
001			002910146
003			MiAaHDL
005			20210817000000.0
006			m d
007			cr bn ---auaua
008			950202s1994 nyua b 001 0 eng
010	⊔	⊔	‡a94010372
015	⊔	⊔	‡aGB94-80612
020	⊔	⊔	‡a0471532991 ‡q(alk. paper)
035	⊔	⊔	‡a(MiU)990029101460106381
035	⊔	⊔	‡asdr-miu.990029101460106381
035	⊔	⊔	‡a(OCoLC)30109399
035	⊔	⊔	‡z(MiU)Aleph002910146
040	⊔	⊔	‡aDLC ‡cDLC ‡dUKM ‡dEYM
050	0	0	‡aTK7870.15 ‡b.P49 1994
082	0	0	‡a621.381/046 ‡220
245	0	0	‡aPhysical architecture of VLSI systems / ‡cedited by Robert J. Hannemann, Allan D. Kraus, Michael Pecht.
260	⊔	⊔	‡aNew York : ‡bWiley, ‡cc1994.
300	⊔	⊔	‡ax, 887 p. : ‡bill. ; ‡c25 cm.
500	⊔	⊔	‡a"A Wiley-Interscience publication."
504	⊔	⊔	‡aIncludes bibliographical references and indexes.
538	⊔	⊔	‡aMode of access: Internet.
650	⊔	0	‡aIntegrated circuits ‡xVery large scale integration.
650	⊔	0	‡aElectronic packaging.
700	1	⊔	‡aPecht, Michael.
700	1	⊔	‡aKraus, Allan D.
700	1	⊔	‡aHannemann, Rob, ‡d1925-
CID	⊔	⊔	‡a002910146
DAT	0	⊔	‡a19950202000000.0 ‡b20210817000000.0
DAT	1	⊔	‡a20210925182922.0 ‡b2023-06-17T17:51:38Z
CAT	⊔	⊔	‡aSDR-MIU ‡dALMA ‡lprepare.pl-004-008
FMT	⊔	⊔	‡aBK
HOL	⊔	⊔	‡0sdr-miu.990029101460106381 ‡aMiU ‡bSDR ‡cMIU ‡pmdp.39015032184700 ‡sMIU ‡1990029101460106381
974	⊔	⊔	‡bMIU ‡cMIU ‡d20230617 ‡sgoogle ‡umdp.39015032184700 ‡y1994 ‡ric ‡qbib ‡tUS bib date1 >= 1929
974	⊔	⊔	‡bMIU ‡cMIU ‡d20230413 ‡sgoogle ‡umdp.39015026902414 ‡y1994 ‡ric ‡qbib ‡tUS bib date1 >= 1929